This is a test
- 342 pages
- English
- PDF
- Available on iOS & Android
eBook - PDF
Book details
Table of contents
Citations
About This Book
This book will show you how to approach the design covering everything from the circuit specification to the final design acceptance, including what support you can expect, sizing, timing analysis, power and packaging, various simulations, design verification, and design submission.
Frequently asked questions
At the moment all of our mobile-responsive ePub books are available to download via the app. Most of our PDFs are also available to download and we're working on making the final remaining ones downloadable now. Learn more here.
Both plans give you full access to the library and all of Perlegoâs features. The only differences are the price and subscription period: With the annual plan youâll save around 30% compared to 12 months on the monthly plan.
We are an online textbook subscription service, where you can get access to an entire online library for less than the price of a single book per month. With over 1 million books across 1000+ topics, weâve got you covered! Learn more here.
Look out for the read-aloud symbol on your next book to see if you can listen to it. The read-aloud tool reads text aloud for you, highlighting the text as it is being read. You can pause it, speed it up and slow it down. Learn more here.
Yes, you can access Logic Design for Array-Based Circuits by D. E. White in PDF and/or ePUB format, as well as other popular books in Technology & Engineering & Electrical Engineering & Telecommunications. We have over one million books available in our catalogue for you to explore.
Information
Table of contents
- Front Cover
- Logic Design for Array-Based Circuits: A Structured Design Methodology
- Copyright Page
- Table of Contents
- TABLES
- FIGURES
- PREFACE
- OVERVIEW: INTRODUCTION
- CHAPTER 1. INTRODUCTION
- CHAPTER 2. STRUCTURED DESIGN METHODOLOGY
- CHAPTER 3. SIZING THE DESIGN
- CHAPTER 3. APPENDIX A CASE STUDY: SIZING A DESIGN
- CHAPTER 4. DESIGN OPTIMIZATION
- CHAPTER 5. TIMING ANALYSIS FOR ARRAYS
- CHAPTER 6. EXTERNAL SET-UP AND HOLD TIMES
- CASE STUDY PREVENTING HOLD VIOLATIONS DUE TO CLOCK SKEW
- CHAPTER 7. POWER CONSIDERATIONS
- CASE STUDY; DC POWER COMPUTATION:
- CASE STUDY: AC POWER COMPUTATION
- CHAPTER 8. SIMULATION
- CASE STUDY: SIMULATION
- CHAPTER 9. FAULTS AND FAULT DETECTION
- CASE STUDY -16:1 MUX D FLIP/FLOP CIRCUIT
- CHAPTER 10. DESIGN SUBMISSION
- GLOSSARY OF TERMS
- INDEX